Skip to end of metadata
Go to start of metadata

You are viewing an old version of this page. View the current version.

Compare with Current View Page History

« Previous Version 5 Next »

  • 2 Jun

    • Identified issue with constraints and node allocation: sometimes constraints are not fulfilled properly. Observe output of module xilinx/xrt or bittware/520n modules prior to hardware execution.

  • 1 Jun

    • Fixed xilinx/xrt modules to allow executing xbutil validate from user space

    • Added PLATFORM_PATH to xilinx/u280 modules to support System Compiler examples

  • Apr

    • Setup of Noctua 2 with new Xilinx Alveo U280 cards and migration of exisisting Bittware 520N cards from Noctua 1

    • Module structure for Xilinx development flow added

    • Module structure for Intel/Bittware development flows slightly adapted (hierarchy and naming) - make sure to check your exisiting scripts

    • Quick start guides added

  • 25 Jan

    • Intel FPGA SDK for OpenCL 21.3.0 and 21.4.0 available and can be used with new BSP (see Software Overview).

  • No labels